Volume 16, Issue 2 (2016)                   MJEE 2016, 16(2): 15-19 | Back to browse issues page

XML Persian Abstract Print

Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
Izadi Avanji S A. An Integrated 8-12 GHz Fractional-N Frequency Synthesizer in 90-nm CMOS. MJEE 2016; 16 (2) :15-19
URL: http://mjee.modares.ac.ir/article-17-9754-en.html
An Integrated 8-12 GHz Fractional-N Frequency Synthesizer in 90-nm CMOS
Seyed Amin Izadi Avanji
Department of Electrical Engineering, Shahid Sattari University, Tehran, Iran.
Abstract:   (4899 Views)
This work presents a fully integrated 8-12 GHz fractional-N frequency synthesizer (FNPLL) for using in communication satellites. The FNPLL implemented in a 90-nm standard CMOS technology. The simulation results demonstrate that the Voltage Controlled Oscillator (VCO) has a phase noise of -106 dBc/Hz at 1-MHz offset for a 10 GHz Local Oscillator (LO) signal, and the higher fractional spur is -55 dBc in a 10-GHz LO signal. The proposed FNPLL consumes 5.029-6.579 mW from 1.2-V power supply and has a phase noise of -70 dBc/Hz, -88 dBc/Hz and -116 dBc/Hz at 10-KHz, 100-KHz and 1-MHz offsets, respectively.
 
Keywords: Fractional-N, Frequency Synthesizer, Phase Locked Loop, phase noise, 8-12 GHz Frequency Band
Full-Text [PDF 745 kb]   (3218 Downloads)    

Received: 2016/08/18 | Accepted: 2016/06/1 | Published: 2017/03/23
Add your comments about this article : Your username or Email:
CAPTCHA
Rights and permissions
Creative Commons License This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.